











DMMC-STAMP Breakout Board (DMMC-STAMP-BoB)

Pin Headers




Tag Connect TC2030 Plug (on LGA Module)

MCU JTAG Port (optional, MMC-STAMP has on-board JTAG "plug of nails" socket)




Name	AVR port pin	SAM port pin	Description
SWDCLK	1	4	Serial Wire Debug Clock.
SWDIO	5	2	Serial Wire Debug Data Input/Output.
SWO	3	6	Serial Wire Output (optional: not implemented on all devices).
nRST	6	10	Reset.
VTG	4	1	Target voltage reference.
GND	2, 10	3, 5	Ground.




Debug Jumpers (Standalone Operation)


Caution: Voltages can be shorted here. Read the manual!




Extra GND




Current Measurement Jumpers



LGA Footprint (Top View)



OR Bridges for to optional MTCA.4 Module



microTCA
TECHNOLOGY LAB
Notkestrasse 85
22607 Hamburg
mtca-techlab@desy.de

Project Title:
dmmc-stamp-bo-revd.pripch
Schematic Title:
LGA Footprint (2mm pitch)
DATE: 19.04.2024 13:28:15



CONFIDENTIAL MATERIAL
DESY reserves all rights according to
ISO 16016. © 2018-2023

Engineer 1: Michael Feniner
Engineer 2: S. Chystiakov / J.Zink


Rev: D
Size: A3
Sheet:

FILENAME: Debug.SchDoc


1 of 3

Mandatory Components on AMC Card


IPMI LEDs (fault / OK)




Blue LED




MicroTCA Handle Dummy



USB Debug Connector (recommended)











Xilinx JTAG IN (recommended)






During a short moment on power-up, the CPLD on the MMC Stamp is in an in-system programming mode where the firmware can be updated using this JTAG interface*. In our case, noise on the JTAG lines was caught by the CPLD and accidentally bring it into JTAG debug mode, where it does not respond to user commands anymore until the next power cycle. After power-up, the CPLD is in JTAG-forward mode and prevents any noise by activating integrated pull-ups. The pull-down resistor installed on the board will prevent that any unwanted noise is interpreted as JTAG commands. This behaviour was addressed with revision C of the MMC Stamp. Only the prototypes that are used on BoB are sensitive to this corner case. Any Stamps delivered to customers do not need this fix.

*During normal operation, the CPLD is in-system-updated by MMC software and not via JTAG.


MMC Stamp LGA Module




AMC Connector




Front Panel




Zone 3 Power, Management, JTAG (optional)





ESD Strip




Zone 3 Key



For Information: Typical Backplane Topologies



Fiducials



microTCA
TECHNOLOGY LAB
Notkestrasse 85
22607 Hamburg
mtca-techlab@desy.de



Project Title:
dmhc-stamp-bo-revd.pripch
Schematic Title:
Optional Components
DATE: 19.04.2024 13:28:15



CONFIDENTIAL MATERIAL
DESY reserves all rights according to
ISO 16016. © 2018-2023

Engineer 1: Michael Feniner
Engineer 2: S. Chystiakov / J.Zink


Rev: D
Size: A3
Sheet:

FILENAME: zone3.SchDoc


3 of 3

Example Peripherals: Power, PMBUS(TM), Flash, FPGA JTAG, Zone3


Example 2: Low EMI 3A uModule(TM) DCDC Converter (2)




FPGA1 Flash (different Packages)




JTAG OUT




Bridges




PMBUS(TM) Debug



PMBUS(TM) Controller PC Interface (DC1613A)



Unused sub-parts



Notkestrasse 85
22607 Hamburg
mtca-techlab@desy.de

Project Title:
dmcc-stamp-bo-revd.pripcb
Schematic Title:
Optional Components
DATE: 15.05.2024 13:28:16

Rev: D
Size: A3
Sheet:
3 of 3

CONFIDENTIAL MATERIAL
DESYS reserves all rights according to
ISO 16016. © 2018-2023

Engineer 1: Michael Feniner
Engineer 2: S. Chystiakov / J.Zink

FILENAME: Optional.SchDoc

