








# Draft

## Zone 3

Recommended IO standard for all differential pairs (except MGT TX/RX lanes) is LVDS.

IO standard for MGT TX/RX lines is CML.



Management I2C (mandatory and standardized) The MTCA standard requires the connection an I2C expander for hot-swap handle, LEDs and control signals on address 0x3E. The pin assignment is precisely defined. A FRU EEPROM is expected on address 0x50. In addition, DESY recommends a unique ID chip on address 0x51 for board identification and a MAX6626 temperature sensor on address 0x48.

Interlock (optional and vendor-specific) The interlock lines allow implementation of machine safety functions on the RTM (e.g. fast power switch-off). DESY MMC implementation: The MMC forwards AMC backplane MLVDS signals to the RTM. The interface is driven by a CPLD (backplane assignment depends on user setting), allowing reliable operation independent of the AMC FPGA status. IO standard is LVDS.

RTM clocks (optional and vendor-specific) The clock lines allow AMC and RTM to exchange reference clocks. DESY Implementation: AMC\_CLK is a signal generated by the clock generator on AMC (typically a PLL). RTM\_CLK is signal generated by the RTM (usually a PLL or the output of an ADC). AMC\_TCLK is typically driven by a multiplexer, allowing to forward TCLKA or TCLKB from the AMC backplane to the RTM. IO standard is LVDS.

JTAG (optional and vendor-specific) This interface allows remote programming and debugging of the RTM (e.g. via virtual JTAG probe in MCH). DESY MMC implementation: Depending on user configuration, AMC on-board JTAG connector signals or main backplane JTAG signals are forwarded to these pins. TDI is an input into the RTM, TDO is an output of the RTM (1-to-1 connection of FPGA on RTM, no TDI/TDO swapping). IO

DESY has published Zone 3 pinouts for analog, digital and RF applications:

[https://innovation.desy.de/technologies/microtca/support/index\\_eng.html](https://innovation.desy.de/technologies/microtca/support/index_eng.html)  
Class D1.0 - D1.4  
Class A1 Class A2  
Class RF1

## Zone 3 Connector Pin Assignment Recommendation for Digital Applications for AMC/RTM Boards in the MTCA.4 standard (excerpt)

| Class D1.0 / Zone      | a               | b            | c            | d            | e            | f            |
|------------------------|-----------------|--------------|--------------|--------------|--------------|--------------|
| MTCA.4 management      | 1 PWRM1         | PWRM2        | PSR          | SDA          | TCK          | TDO          |
| Digital clocks feed IO | 2 AMC_CLK1      | AMC_CLK2     | RTM_CLK1     | RTM_CLK2     | OUT1         | OUT2         |
| User configuration     | 3 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 4 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 5 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 6 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 7 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 8 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 9 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 10 PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |

| Class D1.1 / Zone      | a               | b            | c            | d            | e            | f            |
|------------------------|-----------------|--------------|--------------|--------------|--------------|--------------|
| MTCA.4 management      | 1 PWRM1         | PWRM2        | PSR          | SDA          | TCK          | TDO          |
| Digital clocks feed IO | 2 AMC_CLK1      | AMC_CLK2     | RTM_CLK1     | RTM_CLK2     | OUT1         | OUT2         |
| User configuration     | 3 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 4 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 5 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 6 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 7 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 8 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 9 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 10 PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |

| Class D1.2 / Zone      | a               | b            | c            | d            | e            | f            |
|------------------------|-----------------|--------------|--------------|--------------|--------------|--------------|
| MTCA.4 management      | 1 PWRM1         | PWRM2        | PSR          | SDA          | TCK          | TDO          |
| Digital clocks feed IO | 2 AMC_CLK1      | AMC_CLK2     | RTM_CLK1     | RTM_CLK2     | OUT1         | OUT2         |
| User configuration     | 3 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 4 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 5 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 6 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 7 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 8 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 9 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 10 PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |

| Class D1.3 / Zone      | a               | b            | c            | d            | e            | f            |
|------------------------|-----------------|--------------|--------------|--------------|--------------|--------------|
| MTCA.4 management      | 1 PWRM1         | PWRM2        | PSR          | SDA          | TCK          | TDO          |
| Digital clocks feed IO | 2 AMC_CLK1      | AMC_CLK2     | RTM_CLK1     | RTM_CLK2     | OUT1         | OUT2         |
| User configuration     | 3 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 4 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 5 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 6 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 7 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 8 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 9 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 10 PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |

| Class D1.4 / Zone      | a               | b            | c            | d            | e            | f            |
|------------------------|-----------------|--------------|--------------|--------------|--------------|--------------|
| MTCA.4 management      | 1 PWRM1         | PWRM2        | PSR          | SDA          | TCK          | TDO          |
| Digital clocks feed IO | 2 AMC_CLK1      | AMC_CLK2     | RTM_CLK1     | RTM_CLK2     | OUT1         | OUT2         |
| User configuration     | 3 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 4 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 5 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 6 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 7 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 8 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 9 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 10 PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |

| Class D1.5 / Zone      | a               | b            | c            | d            | e            | f            |
|------------------------|-----------------|--------------|--------------|--------------|--------------|--------------|
| MTCA.4 management      | 1 PWRM1         | PWRM2        | PSR          | SDA          | TCK          | TDO          |
| Digital clocks feed IO | 2 AMC_CLK1      | AMC_CLK2     | RTM_CLK1     | RTM_CLK2     | OUT1         | OUT2         |
| User configuration     | 3 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 4 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 5 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 6 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 7 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 8 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 9 PBD_0+ / CC+  | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |
|                        | 10 PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ | PBD_0+ / CC+ |

| RTM_IO | RTM_IO00 CC_P | RTM_IO00 CC_N | RTM_IO01 P | RTM_IO01 N | RTM_IO02 P | RTM_IO02 N | RTM_IO03 CC_P | RTM_IO03 CC_N | RTM_IO04 P | RTM_IO04 N | RTM_IO05 P | RTM_IO05 N | RTM_IO06 P | RTM_IO06 N | RTM_IO07 P | RTM_IO07 N | RTM_IO08 CC_P | RTM_IO08 CC_N | RTM_IO09 P | RTM_IO09 N | RTM_IO10 P | RTM_IO10 N | RTM_IO11 CC_P | RTM_IO11 CC_N | RTM_IO12 CC_P | RTM_IO12 CC_N | RTM_IO13 P | RTM_IO13 N | RTM_IO14 P | RTM_IO14 N | RTM_IO15 CC_P | RTM_IO15 CC_N | RTM_IO16 P | RTM_IO16 N | RTM_IO17 P | RTM_IO17 N | RTM_IO18 P | RTM_IO18 N | RTM_IO19 P | RTM_IO19 N | RTM_IO20 P | RTM_IO20 N | RTM_IO21 P | RTM_IO21 N | RTM_IO22 P | RTM_IO22 N | RTM_IO23 P | RTM_IO23 N | RTM_IO24 CC_P | RTM_IO24 CC_N | RTM_IO25 P | RTM_IO25 N | RTM_IO26 P | RTM_IO26 N | RTM_IO27 CC_P | RTM_IO27 CC_N | RTM_IO28 P | RTM_IO28 N | RTM_IO29 P | RTM_IO29 N | RTM_IO30 P | RTM_IO30 N | RTM_IO31 P | RTM_IO31 N | RTM_IO32 CC_P | RTM_IO32 CC_N | RTM_IO33 P | RTM_IO33 N | RTM_IO34 P | RTM_IO34 N | RTM_IO35 CC_P | RTM_IO35 CC_N | RTM_IO36 CC_P | RTM_IO36 CC_N | RTM_IO37 P | RTM_IO37 N | RTM_IO38 P | RTM_IO38 N | RTM_IO39 CC_P | RTM_IO39 CC_N | RTM_IO40 P | RTM_IO40 N | RTM_IO41 P | RTM_IO41 N |
|--------|---------------|---------------|------------|------------|------------|------------|---------------|---------------|------------|------------|------------|------------|------------|------------|------------|------------|---------------|---------------|------------|------------|------------|------------|---------------|---------------|---------------|---------------|------------|------------|------------|------------|---------------|---------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|---------------|---------------|------------|------------|------------|------------|---------------|---------------|------------|------------|------------|------------|------------|------------|------------|------------|---------------|---------------|------------|------------|------------|------------|---------------|---------------|---------------|---------------|------------|------------|------------|------------|---------------|---------------|------------|------------|------------|------------|
|--------|---------------|---------------|------------|------------|------------|------------|---------------|---------------|------------|------------|------------|------------|------------|------------|------------|------------|---------------|---------------|------------|------------|------------|------------|---------------|---------------|---------------|---------------|------------|------------|------------|------------|---------------|---------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|---------------|---------------|------------|------------|------------|------------|---------------|---------------|------------|------------|------------|------------|------------|------------|------------|------------|---------------|---------------|------------|------------|------------|------------|---------------|---------------|---------------|---------------|------------|------------|------------|------------|---------------|---------------|------------|------------|------------|------------|

**microTCA**  
TECHNOLOGY LAB  
Notkestrasse 85  
22607 Hamburg  
mtca-techlab@desy.de

Project Title:  
**RTM-Template.PrjPcb**  
Schematic Title:  
**Zone 3 Connector**  
DATE: 06/05/2026 16:25:54



DESY reserves all rights according to  
ISO 16016. © 2024

Engineer 1: Robert Wedel  
Engineer 2: Michael Fenner

Rev: 0.7  
Size: A3  
Sheet:  
2 of 4

FILENAME: RTM\_Zone3.SchDoc


Single-Ended IOs (optional)

LVDS only - no single ended IOs (recommended)

No extra components needed, ignore this page!

DESYS recommends to use only LVDS signals on all RTM-IO pins. LVDS is a common standard and will always be compatible, independent of FPGA bank IO voltage. By using LVDS signals only, no glue logic, no voltage translation and no coupling capacitors are necessary. Translating single-ended interfaces (such as SPI) to LVDS to cross Zone 3 is preferred and requires no variable voltage supply or interaction with MMC management. However, there are cases (e.g. where more signals need to be transferred over Zone 3 than pins are available) where the user decides to use single-ended IOs. In this case, a variable IO voltage on all these signals is needed. Depending which FPGA type and which bank voltage was chosen on the AMC, the voltage of the Zone 3 has to be configured to precisely match the FPGA bank voltage. Failing to adhere to the specific bank voltage requirement will exceed the absolute maximum ratings, may damage the AMC and will not work, in any case. A circuit for the bank voltage setting is highly proprietary and has to be specifically supported by the module management controller (MMC) on the AMC. The following implementations are supported by DESYS MMC. Single-ended RTM IOs shall be avoided wherever possible.


Single-ended IO voltage generation with LDO  
DESYS-specific, but compatible to different vendors (see below)




Depending on the chosen FPGA bank voltage on AMC, a matching Zone 3 voltage has to be selected. Old FPGAs (Virtex®-4, Virtex®-5 support bank voltages of up to 3.3V. Most DESYS boards used 2.5V bank voltage on the Zone3 interface. Modern FPGAs (Ultrascale® and newer) mostly support 1.8V on Zone 3 only. If single-ended IOs on Zone 3 are needed, DESYS recommends this circuit. The MMC on the AMC will set up the digital potentiometer in such a way that LDO generates the IO voltage that matches the specific FPGA bank voltage. It is supported by DESYS MMC Stamp and support will be added to the MMC of older DESYS designs such as DAMC-FMC25, DAMC-FMC20 and DAMC-TCK7.

The digital potentiometer can be programmed to a fixed start-up value (non-volatile memory). Support of one specific 3rd-party AMC board can be achieved by programming a fixed value into the resistor, resulting in a correct (but fixed) Zone 3 voltage. If the AMC board is changed, the potentiometer may have to be re-programmed with a different value. This solution is, even if it is proprietary, the most flexible way to allow single-ended IO compatibility across multiple vendors and MMC solutions, respectively.

Single-Ended IO voltage generation with DAC (legacy, not recommended)



This is the solution is used on all legacy DESYS RTMs (DRTM-AD84, DRTM-PZT4, DRTM-DWC10, DRTM-DWC8VM1, etc.). It is also supported by Struck SIS8300L2 and SIS8325 and SIS8300KU. This concept uses a DAC that is controlled by the MMC on the AMC. The disadvantage of the solution is that it only supports currents up to 250mA, it needs external voltage (+3V3\_DCDC here) and the AMC has to be aware of this solution and has to specifically support it. 3rd-party AMCs that are not adapted to this solution, can not operate the RTM at all. However, all existing AMCs with DESYS MMC V1.00 or DESYS MMC Stamp will support this solution out-of-the-box.



**microTCA**  
TECHNOLOGY LAB  
Notkestrasse 85  
22607 Hamburg  
mtca-techlab@desy.de

Project Title:  
**RTM-Template.PrjPcb**  
Schematic Title:  
**Zone 3 single-ended IO**  
DATE: 06/05/2026 16:25:54

DESYS reserves all rights according to  
ISO 16016. © 2024

Engineer 1: Michael Fenner  
Engineer 2: Johannes Zink

Rev: 0.7  
Size: A3  
Sheet:  
3 of 4

FILENAME: RTM\_Single\_Ended\_IO.SchDoc

Do I need single-ended IOs on Zone 3?  
(not recommended)

no perfect!  
yes recommended implementation

DESYS boards only  
legacy implementation

## A

B

## C



---

rfu – pins reserved for future use



|    | a       | b       | c   | d   | e   | f   | g   |
|----|---------|---------|-----|-----|-----|-----|-----|
| 1  | CLKKA_P | CLKKA_N | GND | rfu | GND | rfu | GND |
| 2  | CLKKB_P | CLKKB_N | GND | rfu | GND | rfu | GND |
| 3  | rfu     | rfu     | GND | rfu | GND | rfu | GND |
| 4  | rfu     | rfu     | GND | rfu | GND | rfu | GND |
| 5  | rfu     | rfu     | GND | rfu | GND | rfu | GND |
| 6  | rfu     | rfu     | GND | rfu | GND | rfu | GND |
| 7  | rfu     | rfu     | GND | GND | GND | +VV | GND |
| 8  | GND     | GND     | GND | GND | GND | +VV | GND |
| 9  | GND     | GND     | GND | -VV | GND | +VV | GND |
| 10 | PS1#    | RF CONF | GND | -VV | GND | +VV | GND |

A



## C

1